

ISO<sup>2</sup>-CMOS MT9160 5 Volt Multi-Featured Codec (MFC)

**Preliminary Information** 

## Features

- Programmable μ-Law/A-Law Codec and Filters
- Programmable CCITT (G.711)/sign-magnitude coding
- Programmable transmit, receive and side-tone gains
- Fully differential interface to handset transducers including 300 ohm receiver driver
- Flexible digital interface including ST-BUS/SSI
- Serial microport or default controllerless mode
- Single 5 volt supply
- Low power operation
- CCITT G.714 compliant

## Applications

- Digital telephone sets
- Cellular radio sets
- Local area communications stations
- Pair Gain Systems
- Line cards

	May 1995	
Ord	ering Information	
MT9160AE MT9160AS	24 Pin Plastic DIP 20 Pin SOIC	
-40	0°C to +85°C	

#### Description

The MT9160 5V Multi-featured Codec incorporates a built-in Filter/Codec, gain control and programmable sidetone path as well as on-chip anti-alias filters, reference voltage and bias source. The device supports both A-Law and  $\mu$ -Law requirements.

Complete telephony interfaces are provided for connection to handset transducers. Internal register access is provided through a serial microport compatible with various industry standard micro-controllers. The device also supports controllerless operation utilizing the default register conditions.

The MT9160 is fabricated in Mitel's ISO<sup>2</sup>-CMOS technology ensuring low power consumption and high reliability.




Figure 1 - Functional Block Diagram




Figure 2 - Pin Connections

# **Pin Description**

Pii SOIC	n # DIP	Name	Description
1	1	$V_{Bias}$	<b>Bias Voltage (Output).</b> (V <sub>DD</sub> /2) volts is available at this pin for biasing external amplifiers. Connect 0.1 $\mu$ F capacitor to V <sub>SSA</sub> .
2	2	V <sub>Ref</sub>	Reference Voltage for Codec (Output). Nominally [( $V_{DD}$ /2)-1.5] volts. Used internally. Connect 0.1 $\mu$ F capacitor to $V_{SSA}$ .
3	4	PWRST	Power-up Reset (Input). CMOS compatible input with Schmitt Trigger (active low).
4	5	IC	Internal Connection. Tie externally to V <sub>SS</sub> for normal operation.
5	6	Α/μ/ĪRQ	$A/\overline{\mu}$ - When internal control bit DEn = 0 this CMOS level compatible input pin governs the companding law used by the filter/Codec; $\mu$ -Law when tied to V <sub>SS</sub> and A-Law when tied to V <sub>DD</sub> . Logically OR'ed with $A/\overline{\mu}$ register bit. IRQ - When internal control bit DEn = 1 this pin becomes an open-drain interrupt output signalling valid access to the D-Channel registers in ST-BUS mode.
6	7	V <sub>SSD</sub>	Digital Ground. Nominally 0 volts.
7	8	CS	<b>Chip Select (Input).</b> This input signal is used to select the device for microport data transfers. Active low. TTL level compatible.
8	10	SCLK	Serial Port Synchronous Clock (Input). Data clock for microport. TTL level compatible.
9	11	Data 1	<b>Bidirectional Serial Data.</b> Port for microprocessor serial data transfer. In Motorola/ National mode of operation, this pin becomes the data transmit pin only and data receive is performed on the DATA 2 pin. Input TTL level compatible.
10	12	Data 2	<b>Serial Data Receive.</b> In Motorola/National mode of operation, this pin is used for data receive. In Intel mode, serial data transmit and receive are performed on the DATA 1 pin and DATA 2 is disconnected. Input TTL level compatible.

# Pin Description (continued)

Pir SOIC	ו # DIP	Name	Description
11	13	D <sub>out</sub>	<b>Data Output.</b> A high impedance three-state digital output for 8 bit wide channel data being sent to the Layer 1 transceiver. Data is shifted out via this pin concurrent with the rising edge of the bit clock during the timeslot defined by STB, or according to standard ST-BUS timing.
12	14	D <sub>in</sub>	<b>Data Input.</b> A digital input for 8 bit wide channel data received from the Layer 1 transceiver. Data is sampled on the falling edge of the bit clock during the timeslot defined by STB, or according to standard ST-BUS timing. Input level is CMOS compatible.
13	15	STB/F0i	<b>Data Strobe/Frame Pulse (Input).</b> For SSI mode this input determines the 8 bit timeslot used by the device for both transmit and receive data. This active high signal has a repetition rate of 8 kHz. Standard frame pulse definitions apply in ST-BUS mode (refer to Figure 11). CMOS level compatible input.
14	17	CLOCKin	<b>Clock (Input).</b> (CMOS level compatible). The clock provided to this input pin is used for the internal device functions. For SSI mode connect the bit clock to this pin when it is 512 kHz or greater. Connect a 4096 kHz clock to this input when the available bit clock is 128 kHz or 256 kHz. For ST-BUS mode connect $\overline{C4i}$ to this pin.
15	18	V <sub>DD</sub>	Positive Power Supply (Input). Nominally 5 volts.
16	19	HSPKR-	Inverting Handset Speaker (Output). Output to the handset speaker (balanced).
17	20	HSPKR+	<b>Non-Inverting Handset Speaker (Output).</b> Output to the handset speaker (balanced).
18	22	V <sub>SSA</sub>	Analog Ground (Input). Nominally 0 volts.
19	23	M-	<b>Inverting Microphone (Input).</b> Inverting input to microphone amplifier from the handset microphone.
20	24	M+	<b>Non-Inverting Microphone (Input).</b> Non-inverting input to microphone amplifier from the handset microphone.
	3,9, 16,21	NC	No Connect. (DIP Package only).

## Overview

The 5V Multi-featured Codec (MFC) features complete Analog/Digital and Digital/Analog conversion of audio signals (Filter/Codec) and an analog interface to a standard handset transmitter and receiver (Transducer Interface). The receiver amplifier is capable of driving a 300 ohm load.

Each of the programmable parameters within the functional blocks is accessed through a serial microcontroller port compatible with Intel MCS-51<sup>®</sup>, Motorola SPI<sup>®</sup> and National Semiconductor Microwire<sup>®</sup> specifications. These parameters include: gain control, power down, mute, B-Channel select (ST-BUS mode), C&D channel control/access, law control, digital interface programming and loopback. Optionally the device may be used in a controllerless mode utilizing the power-on default settings.

## **Functional Description**

#### Filter/Codec

The Filter/Codec block implements conversion of the analog 0-3.3 kHz speech signals to/from the digital domain compatible with 64 kb/s PCM B-Channels. Selection of companding curves and digital code assignment are programmable. These are CCITT G.711 A-law or  $\mu$ -Law, with true-sign/ Alternate Digit Inversion or true-sign/Inverted Magnitude coding, respectively. Optionally, sign- magnitude coding may also be selected for proprietary applications.

The Filter/Codec block also implements transmit and receive audio path gains in the analog domain. A programmable gain, voice side-tone path is also included to provide proportional transmit speech feedback to the handset receiver. This side tone path feature is disabled by default. Figure 3 depicts the nominal half-channel and side-tone gains for the MT9160.

In the event of  $\overline{PWRST}$ , the MT9160 defaults such that the side-tone path is off, all programmable gains are set to 0dB and CCITT  $\mu$ -Law is selected. Further, the digital port is set to SSI mode operation at 2048 kb/s and the FDI and driver sections are powered up. (See Microport section.)

The internal architecture is fully differential to provide the best possible noise rejection as well as to allow a wide dynamic range from a single 5 volt supply design. This fully differential architecture is continued into the Transducer Interface section to provide full chip realization of these capabilities for the handset functions.

A reference voltage ( $V_{Ref}$ ), for the conversion requirements of the Codec section, and a bias voltage ( $V_{Bias}$ ), for biasing the internal analog sections, are both generated on-chip.  $V_{Bias}$  is also brought to an external pin so that it may be used for biasing external gain setting amplifiers. A  $0.1\mu$ F capacitor must be connected from  $V_{Bias}$  to analog ground at all times. Likewise, although  $V_{Ref}$  may only be used internally, a  $0.1\mu$ F capacitor from the  $V_{Ref}$ pin to ground is required at all times. The analog ground reference point for these two capacitors must be physically the same point. To facilitate this the  $V_{Ref}$  and  $V_{Bias}$  pins are situated on adjacent pins.

The transmit filter is designed to meet CCITT G.714 specifications. The nominal gain for this filter is 0 dB (gain control = 0 dB). Gain control allows the output signal to be increased up to 7 dB. An anti-aliasing filter is included. This is a second order lowpass implementation with a corner frequency at 25 kHz.

The receive filter is designed to meet CCITT G.714 specifications. The nominal gain for this filter is 0 dB (gain control = 0dB). Gain control allows the output signal to be attenuated up to 7 dB. Filter response is peaked to compensate for the sinx/x attenuation caused by the 8 kHz sampling rate.

Side-tone is derived from the input of the Tx filter and is not subject to the gain control of the Tx filter section. Side-tone is summed into the receive handset transducer driver path after the Rx filter gain control section so that Rx gain adjustment will not affect side-tone levels. The side-tone path may be enabled/disabled with the gain control bits located in Gain Control Register 2 (address 01h).

Transmit and receive filter gains are controlled by the  $TxFG_0$ - $TxFG_2$  and  $RxFG_0$ - $RxFG_2$  control bits, respectively. These are located in Gain Control Register 1 (address 00h). Transmit filter gain is adjustable from 0 dB to +7 dB and receive filter gain from 0dB to -7 dB, both in 1 dB increments.

Side-tone filter gain is controlled by the STG<sub>0</sub>-STG<sub>2</sub> control bits located in Gain Control Register 2 (address 01h). Side-tone gain is adjustable from -9.96 dB to +9.96 dB in 3.32 dB increments.

# **Preliminary Information**

Companding law selection for the Filter/Codec is provided by the A/ $\mu$  companding control bit while the coding scheme is controlled by the Smag/CCITT control bit. The A/ $\mu$  control bit is logically OR'ed with the A/ $\mu$  pin providing access in both controller and controllerless modes. Both A/ $\mu$  and Smag/CCITT reside in Control Register 2 (address 04h). Table 1 illustrates these choices.

Code	Sign/	CCITT (G.711)				
Code	Magnitude	μ <b>-Law</b>	A-Law			
+ Full Scale	1111 1111	1000 0000	1010 1010			
+ Zero	1000 0000	1111 1111	1101 0101			
-Zero (quiet code)	0000 0000	0111 1111	0101 0101			
- Full Scale	0111 1111	0000 0000	0010 1010			

Table 1

#### **Transducer Interfaces**

Standard handset transducer interfaces are provided by the MT9160. These are:

• The handset microphone inputs (transmitter), pins M+/M-. The nominal transmit amplifier gain may be adjusted to either 6.0 dB or 15.3 dB. Control of this gain is provided by the TxINC control bit (Gain Control register 1, address 00h).

 The handset speaker outputs (receiver), pins HSPKR+/HSPKR-. This internally compensated fully differential output driver is capable of driving the load shown in Figure 4. The nominal handset receive path gain may be adjusted to either 0 dB, -6 dB or -12 dB. Control of this gain is provided by the RxINC control bit (Gain Control register 1, address 00h). This gain adjustment is in addition to the programmable gain provided by the receive filter.




Figure 4 - Handset Speaker Driver




Figure 3 - Audio Gain Partitioning

### Microport

The serial microport, compatible with Intel MCS-51 (mode 0), Motorola SPI (CPOL=0,CPHA=0) and National Semiconductor Microwire specifications provides access to all MT9160 internal read and write registers. This microport consists of a transmit/ receive data pin (DATA1), a receive data pin (DATA2), a chip select pin (CS) and a synchronous data clock pin (SCLK). For D-channel contention control, in ST-BUS mode, this interface provides an open-drain interrupt output (IRQ).

The microport dynamically senses the state of the serial clock (SCLK) each time chip select becomes active. The device then automatically adjusts its internal timing and pin configuration to conform to Intel or Motorola/National requirements. If SCLK is high during chip select activation then Intel mode 0 timing is assumed. The DATA1 pin is defined as a bi-directional (transmit/receive) serial port and DATA2 is internally disconnected. If SCLK is low during chip select activation then Motorola/National timing is assumed. Motorola processor mode CPOL=0. CPHA=0 must be used. DATA1 is defined as the data transmit pin while DATA2 becomes the data receive pin. Although the dual port Motorola controller configuration usually supports full-duplex communication, only half-duplex communication is possible in the MT9160. The micro must discard non-valid data which it clocks in during a valid write transfer to the MT9160. During a valid read transfer from the MT9160 data simultaneously clocked out by the micro is ignored by the MT9160.

All data transfers through the microport are two-byte transfers requiring the transmission of a Command/ Address byte followed by the data byte written or read from the addressed register. CS must remain asserted for the duration of this two-byte transfer. As shown in Figures 5 and 6 the falling edge of  $\overline{CS}$ indicates to the MT9160 that a microport transfer is about to begin. The first 8 clock cycles of SCLK after the falling edge of  $\overline{CS}$  are always used to receive the Command/Address byte from the microcontroller. The Command/Address byte contains information detailing whether the second byte transfer will be a read or a write operation and at what address. The next 8 clock cycles are used to transfer the data byte between the MT9160 and the microcontroller. At the end of the two-byte transfer  $\overline{CS}$  is brought high again to terminate the session. The rising edge of  $\overline{CS}$  will tri-state the output driver of DATA1 which will remain tri-stated as long as  $\overline{CS}$  is high.

Intel processors utilize least significant bit first transmission while Motorola/National processors employ most significant bit first transmission. The MT9160 microport automatically accommodates these two schemes for normal data bytes. However, to ensure decoding of the  $R/\overline{W}$  and address information, the Command/Address byte is defined differently for Intel operation than it is for Motorola/ National operation. Refer to the relative timing diagrams of Figures 5 and 6.

Receive data is sampled on the rising edge of SCLK while transmit data is made available concurrent with the falling edge of SCLK.

#### Flexible Digital Interface

A serial link is required to transport data between the MT9160 and an external digital transmission device. The MT9160 utilizes the ST-BUS architecture defined by Mitel Semiconductor but also supports a strobed data interface found on many standard Codec devices. This interface is commonly referred to as Synchronous Serial Interface (SSI). The combination of ST-BUS and SSI provides a Flexible Digital Interface (FDI) capable of supporting all Mitel basic rate transmission devices as well as many other 2B+D transceivers.

The required mode of operation is selected via the CSL2-0 control bits (Control Register 2, address 04h). Pin definitions alter dependent upon the operational mode selected, as described in the following subsections as well as in the Pin Description tables.

#### Quiet Code

The FDI can be made to send quiet code to the decoder and receive filter path by setting the RxMute bit high. Likewise, the FDI will send quiet code in the transmit path when the TxMute bit is high. Both of these control bits reside in Control Register 1 at address 03h. When either of these bits are low their respective paths function normally. The -Zero entry of Table 1 is used for the quiet code definition.

#### ST-BUS Mode

The ST-BUS consists of output (DSTo) and input (DSTi) serial data streams, in FDI these are named Dout and Din respectively, a synchronous clock input signal CLOCKin ( $\overline{C4i}$ ), and a framing pulse input ( $\overline{F0i}$ ). These signals are direct connections to the corresponding pins of Mitel basic rate devices. The CSL2, CSL1 and CSL0 bits are set to 1 for ST-BUS operation.

# MT9160

The data streams operate at 2048 kb/s and are Time Division Multiplexed into 32 identical channels of 64 kb/s bandwidth. A frame pulse (a 244 nSec low going pulse) is used to parse the continuous serial data streams into the 32 channel TDM frames. Each frame has a 125  $\mu$ Second period translating into an 8 kHz frame rate. A valid frame begins when F0i is

logic low coincident with a falling edge of  $\overline{C4i}$ . Refer to Figure 11 for detailed ST-BUS timing.  $\overline{C4i}$  has a frequency (4096 kHz) which is twice the data rate. This clock is used to sample the data at the 3/4 bit-cell position on DSTi and to make data available on DSTo at the start of the bit-cell.  $\overline{C4i}$  is also used to clock the MT9160 internal functions (i.e., Filter/





Figure 5 - Serial Port Relative Timing for Intel Mode 0

	- // -									
COMMAND/ADDRESS ©	0   DATA INPUT/OUTPUT	① ④ COMMAND/ADDRESS:								
DATA 2 RECEIVED7D6D5D4D3D2D1D6	$\begin{array}{c c} & \\ & \\ & \\ & \\ & \\ & \\ \end{array} \begin{array}{c} \\ \\ \\ \\ \\ \\ \\ \end{array} \begin{array}{c} \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\$	$\begin{array}{c c} \textbf{H} \\ \textbf{D}_7 & \textbf{D}_6 & \textbf{D}_5 & \textbf{D}_4 & \textbf{D}_3 & \textbf{D}_2 & \textbf{D}_1 & \textbf{D}_0 \end{array}$								
DATA 1 TRANSMIT	$\begin{array}{c} \textbf{J}\\ \textbf{J}\\$	$\begin{array}{c} \mathbf{H} \\ \mathbf{H} \\ \mathbf{D}_7 \end{array} \begin{array}{c} \mathbf{D}_6 \end{array} \begin{array}{c} \mathbf{D}_5 \end{array} \begin{array}{c} \mathbf{D}_4 \end{array} \begin{array}{c} \mathbf{D}_3 \end{array} \begin{array}{c} \mathbf{D}_2 \end{array} \begin{array}{c} \mathbf{D}_1 \end{array} \begin{array}{c} \mathbf{D}_0 \end{array}$								
	<i>"</i>	₩ ⊕ 3								
<ol> <li>Delays due to internal processor timing which are transparent .</li> <li>The MT9160:-latches received data on the rising edge of SCLK. -outputs transmit data on the falling edge of SCLK.</li> </ol>										
subsequent byte is always data until termir										
Intersection 5 The COMMAND/ADDRESS byte contains:	: 1 bit - Read/Write D <sub>7</sub> ◀ 3 bits - Addressing Data 4 bits - Unused R/W	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$								

Figure 6 - Serial Port Relative Timing for Motorola Mode 00/National Microwire



Codec, Digital gain and tone generation) and to provide the channel timing requirements.

The MT9160 uses only the first four channels of the 32 channel frame. These channels are always defined, beginning with Channel 0 after the frame pulse, as shown in Figure 7 (ST-BUS channel assignments).

The first two (D & C) Channels are enabled for use by the DEN and CEN bits respectively, (Control Register 2, address 04h). ISDN basic rate service (2B+D) defines a 16 kb/s signalling (D) Channel. The MT9160 supports transparent access to this signalling channel. ST-BUS basic rate transmission devices, which may not employ a microport, provide access to their internal control/status registers through the ST-BUS Control (C) Channel. The MT9160 supports microport access to this C-Channel.

#### DEN - D-Channel

In ST-BUS mode access to the D-Channel (transmit and receive) data is provided through an 8-bit read/ write register (address 06h). D-Channel data is accumulated in, or transmitted from this register at the rate of 2 bits/frame for 16 kb/s operation (1 bit/ frame for 8 kb/s operation). Since the ST-BUS is asynchronous, with respect to the microport, valid access to this register is controlled through the use of an interrupt (IRQ) output. D-Channel access is enabled via the (DEn) bit.

#### <u>DEn:</u>

When 1, ST-BUS D-channel data (1 or 2 bits/frame depending on the state of the D8 bit) is shifted into/ out of the D-channel (READ/WRITE) register.

When 0, the receive D-channel data (READ) is still shifted into the proper register while the DSTo D-channel timeslot and IRQ outputs are tri-stated (default).

<u>D8:</u>

When 1, D-Channel data is shifted at the rate of 1 bit/ frame (8 kb/s).

When 0, D-Channel data is shifted at the rate of 2 bits/frame (16 kb/s default).

16 kb/s D-Channel operation is the default mode which allows the microprocessor access to a full byte of D-Channel information every fourth ST-BUS frame. By arbitrarily assigning ST-BUS frame n as the reference frame, during which the microprocessor D-Channel read and write operations are performed, then:


(a) A microport read of address 04 hex will result in a byte of data being extracted which is composed of four di-bits (designated by roman numerals I,II,III,IV). These di-bits are composed of the two D-Channel bits received during each of frames n, n-1, n-2 and n-3. Referring to Fig. 8a: di-bit I is mapped from frame n-3, di-bit II is mapped from frame n-2, di-bit III is mapped from frame n-1 and di-bit IV is mapped from frame n.


The D-Channel read register is not preset to any particular value on power-up ( $\overline{PWRST}$ ) or software reset (RST).

(b) A microport write to Address 04 hex will result in a byte of data being loaded which is composed of four di-bits (designated by roman numerals I, II, III, IV). These di-bits are destined for the two D-Channel bits transmitted during each of frames n+1, n+2, n+3, n+4. Referring to Fig. 8a: di-bit I is mapped to frame n+1, di-bit II is mapped to frame n+2, di bit III is mapped to frame n+3 and di bit IV is mapped to frame n+4.

If no new data is written to address 04 hex, the current D-channel register contents will be continuously re-transmitted. The D-Channel write register is preset to all ones on power-up (PWRST) or software reset (RST).

# MT9160








Figure 8b - IRQ Timing Diagram




Figure 8c - D-Channel 8 kb/s Operation

An interrupt output is provided ( $\overline{IRQ}$ ) to synchronize microprocessor access to the D-Channel register during valid ST-BUS periods only.  $\overline{IRQ}$  will occur every fourth (eighth in 8 kb/s mode) ST-BUS frame at the beginning of the third (second in 8 kb/s mode) ST-BUS bit cell period. The interrupt will be removed following a microprocessor Read or Write of Address 04 hex or upon encountering the following frames's  $\overline{FP}$  input, whichever occurs first. To ensure D-Channel data integrity, microport read/write access to Address 04 hex must occur before the following frame pulse. See Figure 8b for timing.

8 kb/s operation expands the interrupt to every eight frames and processes data one-bit-per-frame. D-Channel register data is mapped according to Figure 8c.

#### CEn - C-Channel

Channel 1 conveys the control/status information for the Layer 1 transceiver. C-Channel data is transferred MSB first on the ST-BUS by the MT9160. The full 64 kb/s bandwidth is available and is assigned according to which transceiver is being used. Consult the data sheet for the selected transceiver for its C-Channel bit definitions and order of bit transfer.

When CEN is high, data written to the C-Channel register (address 05h) is transmitted, most significant bit first, on DSTo. On power-up reset (PWRST) or software reset (Rst, address 03h) all C-Channel bits default to logic high. Receive C-Channel data (DSTi) is always routed to the read register regardless of this control bit's logic state.

When low, data transmission is halted and this timeslot is tri-stated on DSTo.

#### B1-Channel and B2-Channel

Channels 2 and 3 are the B1 and B2 channels, respectively. B-channel PCM associated with the Filter/Codec and transducer audio paths is selected on an independent basis for the transmit and receive paths. TxBSel and RxBSel (Control Register 1, address 03h) are used for this purpose.

If no valid transmit path has been selected then the timeslot output on DSTo is tri-stated (see PDFDI and PDDR control bits, Control Register 1 address 03h).

#### SSI Mode

The SSI BUS consists of input and output serial data streams named Din and Dout respectively, a Clock input signal (CLOCKin), and a framing strobe input (STB). The frame strobe must be synchronous with, and eight cycles of, the bit clock. A 4.096 MHz master clock is also required for SSI operation if the bit clock is less than 512 kHz. The timing requirements for SSI are shown in Figures 12 & 13.

In SSI mode the MT9160 supports only B-Channel operation. The internal C and D Channel registers used in ST-BUS mode are not functional for SSI operation. The control bits TxBSel and RxBSel, as described in the ST-BUS section, are ignored since the B-Channel timeslot is defined by the input STB strobe. Hence, in SSI mode transmit and receive B-Channel data are always in the channel defined by the STB input.

The data strobe input STB determines the 8-bit timeslot used by the device for both transmit and receive data. This is an active high signal with an 8 kHz repetition rate.

SSI operation is separated into two categories based upon the data rate of the available bit clock. If the bit clock is 512 kHz or greater then it is used directly by the internal MT9160 functions allowing synchronous operation. If the available bit clock is 128 kHz or 256 kHz, then a 4096 kHz master clock is required to derive clocks for the internal MT9160 functions.

Applications where Bit Clock (BCL) is below 512 kHz are designated as asynchronous. The MT9160 will re-align its internal clocks to allow operation when the external master and bit clocks are asynchronous. Control bits CSL2, CSL1 and CSL0 in Control Register 2 (address 04h) are used to program the bit rates.

For synchronous operation data is sampled, from Din, on the falling edge of BCL during the time slot defined by the STB input. Data is made available, on Dout, on the rising edge of BCL during the time slot defined by the STB input. Dout is tri-stated at all times when STB is not true. If STB is valid but PDFDI and PDDR are not true, then quiet code will be transmitted on Dout during the valid strobe period. There is no frame delay through the FDI circuit for synchronous operation.

For asynchronous operation Dout and Din are as defined for synchronous operation except that the allowed output jitter on Dout is larger. This is due to the resynchronization circuitry activity and will not affect operation since the bit cell period at 128 kb/s and 256 kb/s is relatively large. There is a one frame delay through the FDI circuit for asynchronous operation. Refer to the specifications of Figures 12 & 13 for both synchronous and asynchronous SSI timing.

#### **PWRST/Software Reset (Rst)**

While the MT9160 is held in **PWRST** no device control or functionality is possible. While in software reset (Rst=1, address 03h) only the microport is functional. Software reset can only be removed by writing Rst logic low or by setting the **PWRST** pin.

After Power-up reset ( $\overline{PWRST}$ ) or software reset (Rst) all control bits assume their default states; µ-Law functionality, usually 0 dB programmable gains as well as the device powered up in SSI mode 2048 kb/s operation with Dout tri-stated while there is no strobe active on STB. If a valid strobe is supplied to STB, then Dout will be active, during the defined channel.

To attain complete power-down from a normal operating condition, write PDFDI = 1 and PDDR = 1 (Control Register 1, address 03h) or put  $\overline{PWRST}$  pin low.

00	RxINC	RxFG <sub>2</sub>	RxFG <sub>1</sub>	RxFG <sub>0</sub>	TxINC	TxFG <sub>2</sub>	TxFG <sub>1</sub>	TxFG <sub>0</sub>	Gain Control Register 1
01	-	-	-	-	-	STG <sub>2</sub>	STG₁	STG <sub>0</sub>	Gain Control Register 2
02	-	-	-	-	-	-	-	DrGain	Path Control
03	PDFDI	PDDR	RST	-	T <sub>x</sub> Mute	R <sub>x</sub> Mute	T <sub>x</sub> Bsel	R <sub>x</sub> Bsel	Control Register 1
04	CEN	DEN	D8	A/μ	Smag/ CCITT	CSL <sub>2</sub>	CSL1	CSL <sub>0</sub>	Control Register 2
05	C <sub>7</sub>	C <sub>6</sub>	C <sub>5</sub>	C <sub>4</sub>	C <sub>3</sub>	C <sub>2</sub>	C <sub>1</sub>	C <sub>0</sub>	C-Channel Register
06	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>	D-Channel Register
07	-	-	-	-	PCM/ ANALOG	loopen	-	-	Loop Back

#### 5V Multi-featured Codec Register Map

# MT9160

# **Register Summary**

G	Gain Control Register 1ADDRESS = 00h WRITE/READ VERIFY												
		RxINC	RxFG <sub>2</sub>	RxFG <sub>1</sub>	RxFG <sub>0</sub>	TxINC	TxFG <sub>2</sub>	TxFG <sub>1</sub>	TxFG <sub>0</sub>			eset Value ) 0000	
		7	6	5	4	3	2	1	0				
		eive Gain ting (dB)	Rx	FG <sub>2</sub> F	RxFG <sub>1</sub>	RxFG <sub>0</sub>		Fransmit G Setting (d		TxFG <sub>2</sub>	TxFG <sub>1</sub>	TxFG <sub>0</sub>	
	(d	efault) 0		0	0	0		(default)	0	0	0	0	
		-1		0	0	1		1		0	0	1	
		-2 -3		0 0	1	0		2 3		0	1	0	
		-3 -4		1	1 0	1 0		3		0 1	1 0	1 0	
		-5		1	0	1		5		1	0	1	
		-6		1	1	0		6		1	1	0	
		-7		1	1	1		7		1	1	1	
Í	RxFG_ =	Receive F	ilter Gain	bit n			TyFG	= Transm	it Filter Ga	in hit n			
G	ain Con	trol Reg	ister 2						ADDRE	ESS = 01h	WRITE/R	EAD VERII	FY
							070	070	070			eset Value X X000	
		-	-	-	-	-	STG <sub>2</sub>	STG <sub>1</sub>	STG <sub>0</sub>			X X000	
		7	6	5	4	3	2	1	0				
									-				
			Side-ton Setting	(dB)	STO		STG <sub>1</sub>	STG <sub>0</sub>					
			(default)		0		0 0	0 1					
			-9.9 -6.6		0		1	0					
			-3.3	32	0		1	1					
			0		1		0	0					
			3.3 6.6	4	1		0 1	1 0	1				
Í			9.9	6	1		1	1	J				
Í		STO	G <sub>n</sub> = Side-	tone Gain	bit n								

Note: Bits marked "-" are reserved bits and should be written with logic "0"

Path Con	Path Control ADDRESS = 02h WRITE/READ VERIFY										
	-	-	-	-	-	-	-	DrGain	Power Reset Value XX00 0000		
	7	6	5	4	3	2	1	0			
DrGain		high, the r low, the re		•							
Control R	Control Register 1       ADDRESS = 03h WRITE/READ VERIFY										
	PDFDI	PDDR	Rst	_	TxMute	RxMute	TxBsel	RxBsel	Power Reset Value 0000 0000		
	7	6	5	4	3	2	1	0			
PDFDI PDDR	When chanr be tri-	high, the nel is tri-sta	ear drive ited. In SS side of the	r and Filte I mode the valid stro	er/Codec a e PCM out be and for	are power put code v	ed down. /ill be -zero	In addition code duri	the FDI is active (default). a, in ST-BUS mode, the selected output ng the valid strobe period. The output will supplied. When low, the driver and Filter/		
Rst	micro	0 /	affected.	A software		0			ardware reset (PWRST) except that the is bit low or by a PWRST. When low, the		
TxMute	mute	0	the outpu	t code is n	nuted, the	transmit m	•		code; thus forcing the output code into a nit Filter/Codec are still functional). When		
RxMute		high the restate. Whe							code; thus forcing the receive path into a		
TxBsel	When		transmit B	2 channel	l is functior				v, the transmit B1 channel is functional in		
RxBsel		high, the JS mode.				nal in ST-E	BUS mode	. When low	v, the receive B1 channel is functional in		

0

1

1

Contro	l Registe	er 2						ADDRE	SS = 04h WRITE/READ VERIFY				
	CEn	DEn	D8	A/μ	Smag/ CCITT	CSL <sub>2</sub>	CSL1	CSL <sub>0</sub>	Power Reset Value 0000 0010				
	7	6	5	4	3	2	1	0					
CEn When high, data written into the C-Channel register (address 05h) is transmitted during channel 1 on DSTo. When high, data written into the C-Channel register (address 05h) is transmitted during channel 1 on DSTo. When high, data written into the C-Channel 1 data received on DSTi is read via the C-Chan register (address 05h) regardless of the state of CEn. This control bit has significance only for ST-BUS operation.													
DEn	When high, data written into the D-Channel Register (address 06h) is transmitted (2 bits/frame) during channel 0 on DSTo. The remaining six bits of the D-Channel carry no information. When low, the channel 0 timeslot is completely tri-stated on DSTo. Channel 0 data received on DSTi is read via the D-Channel register regardless of the state of DEN. This control bit has significance only for ST-BUS mode and is ignored for SSI operation. When high, D-channel operates at 8kb/s. When low, D-channel operates at 16kb/s (default).												
D8		When hig	h, D-channe	el operate	s at 8kb/s.	When low	, D-chann	el operates	at 16kb/s (default).				
A/μ		When hig selected.	h, A-Law e	encoding/a	decoding is	s selected	for the	MT9160. V	When low, $\mu$ -Law encoding/decoding is				
Smag/C0	CITT	assignme		ed for the	0				ec input/output. When low, CCITT code agnitude ( $\mu$ -Law) or true sign, alternate				
	CSL <sub>2</sub>	CSL1	CSL0	Extern	al bit Cloc (kHz)	k Rate	CLO	CKin (kHz)	Mode				
	1	1	1	n	ot applicab	le		4096	ST-BUS				
	1	0	0		128			4096	SSI				
	1	0	1		256			4096	SSI				
	0	0	0		512			512	SSI				
	0	0	1		1536			1536	SSI				
	0	1	0		2048			2048	SSI (default)				

4096

4096


SSI


C-Channe	l Registe	er							ADDRESS = 05h WRITE/READ			
ĺ	07	00	05	04	00	00	01	00	Power Reset Value 1111 1111- write			
	C7	C6	C5	C4	C3	C2	C1	C0	XXXX XXXX - read			
	7	6	5	4	3	2	1	0				
Micro-por	Micro-port access to the ST-BUS C-Channel information read and write											
D-Channel Register ADDRESS = 06h WRITE/READ												
	D7	D6	D5	D4	D3	D2	D1	D0	Power Reset Value 1111 1111- write XXXX XXXX - read			
	7	6	5	4	3	2	1	0	]			
D7-D0	Receive access	ed D-Cha ible only	annel data	is valid, re		of the stat	,	These bits	the DEn control bit is set (address 04h). are valid for ST-BUS mode only and are ESS = 07h WRITE/READ VERIFY			
	-	-	-	-	PCM/ ANALOG	loopen	-	-	Power Reset Value XXXX 0000			
	7	6	5	4	3	2	1	0				
	PCM/ANALOG This control bit functions only when loopen is set high. It is ignored when loopen is low. For loopback operation when this bit is high, the device is configured for digital-to-digital loopback operation. Data on Din is looped back to Dout without conversion to the analog domain. However, the receive D/A path (from Din to HSPKR ±) still functions. When low, the device is configured for analog-to-analog operation. An analog input signal at M± is looped back to the SPKR± outputs through the A/D and D/A circuits as well as through the normal transmit A/D path (from M± to Dout).											
loopen									ed by the state of the PCM/ANALOG bit. M/ANALOG bit is ignored.			


# Applications

Figure 9 shows an application in a digital phone set.

Various configurations of pair gain drops are depicted in Figures 10a and 10b using the MT9125 and MT9126, respectively.







## **Absolute Maximum Ratings**

	Parameter	Symbol	Min	Max	Units
1	Supply Voltage	V <sub>DD</sub> - V <sub>SS</sub>	- 0.3	7	V
2	Voltage on any I/O pin	V <sub>I</sub> /V <sub>O</sub>	V <sub>SS</sub> - 0.3	V <sub>DD</sub> + 0.3	V
3	Current on any I/O pin (transducers excluded)	I <sub>I</sub> /I <sub>O</sub>		± 20	mA
4	Storage Temperature	Τ <sub>S</sub>	- 65	+ 150	°C
5	Power Dissipation (package)	PD		750	mW

## Recommended Operating Conditions - Voltages are with respect to V<sub>SS</sub> unless otherwise stated

	Characteristics	Sym	Min	Тур	Max	Units	Test Conditions
1	Supply Voltage	V <sub>DD</sub>	4.75	5	5.25	V	
2	TTL Input Voltage (high)*	V <sub>IHT</sub>	2.4		V <sub>DD</sub>	V	Includes Noise margin = 400 mV
3	TTL Input Voltage (low)*	V <sub>ILT</sub>	V <sub>SS</sub>		0.4	V	Includes Noise margin = 400 mV
4	CMOS Input Voltage (high)	V <sub>IHC</sub>	4.5		V <sub>DD</sub>	V	
5	CMOS Input Voltage (low)	V <sub>ILC</sub>	V <sub>SS</sub>		0.5	V	
6	Operating Temperature	T <sub>A</sub>	- 40		+ 85	°C	

\* Excluding PWRST which is a Schmitt Trigger Input.

### **Power Characteristics**

	Characteristics	Sym	Min	Тур	Max	Units	Test Conditions
1	Static Supply Current (clock disabled, all functions off, PDFDI/ PDDR=1, PWRST=0)	I <sub>DDC1</sub>		350		μA	Outputs unloaded, Input signals static, not loaded
2	Dynamic Supply Current: Total all functions enabled	I <sub>DDFT</sub>		8.0		mA	See Note 1 and 2.

Note 1: Power delivered to the load is in addition to the bias current requirements.

Note 2:  $I_{DDFT}$  is not additive to  $I_{DDC1}$ .

	Characteristics	Sym	Min	Typ <sup>‡</sup>	Max	Units	Test Conditions
1	Input HIGH Voltage TTL inputs	V <sub>IHT</sub>	2.0			V	
2	Input LOW Voltage TTL inputs	V <sub>ILT</sub>			0.8	V	
3	Input HIGH Voltage CMOS inputs	V <sub>IHC</sub>	3.5			V	
4	Input LOW Voltage CMOS inputs	V <sub>ILC</sub>			1.5	V	
5	VBias Voltage Output	V <sub>Bias</sub>		V <sub>DD</sub> /2		V	Max. Load = $10k\Omega$
6	V <sub>Ref</sub> Output Voltage	V <sub>Ref</sub>		V <sub>DD</sub> /2-1.5		V	No load
7	Input Leakage Current	I <sub>IZ</sub>		0.1	10	μΑ	$V_{IN}=V_{DD}$ to $V_{SS}$
8	Positive Going Threshold Voltage (PWRST only) Negative Going Threshold Voltage (PWRST only)	V <sub>T+</sub> V <sub>T-</sub>	3.7		1.3	V V	
9	Output HIGH Current	I <sub>ОН</sub>	- 5	- 16		mA	V <sub>OH</sub> = 2.4V
10	Output LOW Current	I <sub>OL</sub>	5	10		mA	$V_{OL} = 0.4V$
11	Output Leakage Current	I <sub>OZ</sub>		0.01	10	μΑ	$V_{OUT} = V_{DD}$ and $V_{SS}$
12	Output Capacitance	Co		15		pF	
13	Input Capacitance	Ci		10		pF	

## DC Electrical Characteristics<sup>†</sup> - Voltages are with respect to ground (V<sub>SS</sub>) unless otherwise stated.

† DC Electrical Characteristics are over recommended temperature range & recommended power supply voltages.

‡ Typical figures are at 25 °C and are for design aid only: not guaranteed and not subject to production testing.

## **Clockin Tolerance Characteristics (ST-BUS Mode)**

	Characteristics	Min	Тур <sup>‡</sup>	Max	Units	Test Conditions
1	C4i Frequency	4095.6	4096	4096.4	kHz	(i.e., 100 ppm)

† AC Electrical Characteristics are over recommended temperature range & recommended power supply voltages.

‡ Typical figures are at 25 °C and are for design aid only: not guaranteed and not subject to production testing.

# AC Characteristics<sup>†</sup> for A/D (Transmit) Path - 0dBm0 = $1.421V_{rms}$ for $\mu$ -Law and $1.477V_{rms}$ for

A-Law, at the Codec. (V\_{Ref}=1.0 volts and V\_{Bias}=2.5 volts.)

	Characteristics	Sym	Min	Typ <sup>‡</sup>	Max	Units	Test Conditions
1	Analog input equivalent to overload decision	A <sub>Li3.17</sub> A <sub>Li3.14</sub>		5.79 6.0		Vр-р Vр-р	μ-Law A-Law Both at Codec
2	Absolute half-channel gain $M \pm to Dout$	G <sub>AX1</sub> G <sub>AX2</sub>		6.0 15.3		dB dB	Transmit filter gain=0dB setting. TxINC = 0* TxINC = 1* @ 1020 Hz
	Tolerance at all other transmit filter settings (1 to 7dB)			±0.2		dB	
3	Gain tracking vs. input level CCITT G.714 Method 2	G <sub>TX</sub>	-0.3 -0.6 -1.6		0.3 0.6 1.6	dB dB dB	3 to -40 dBm0 -40 to -50 dBm0 -50 to -55 dBm0
4	Signal to total Distortion vs. input level. CCITT G.714 Method 2	D <sub>QX</sub>	35 29 24			dB dB dB	0 to -30 dBm0 -40 dBm0 -45 dBm0
5	Transmit Idle Channel Noise	N <sub>CX</sub> N <sub>PX</sub>		15 -71	16 -69	dBrnC0 dBm0p	μ-Law A-Law
6	Gain relative to gain at 1020Hz <50Hz 60Hz 200Hz 300 - 3000 Hz 3000 - 3400 Hz 4000 Hz >4600 Hz	G <sub>RX</sub>	-0.25 -0.9		-25 -30 0.0 0.25 0.25 -12.5 -25	dB dB dB dB dB dB dB	
7	Absolute Delay	D <sub>AX</sub>		360		μs	at frequency of minimum delay
8	Group Delay relative to D <sub>AX</sub>	D <sub>DX</sub>		750 380 130 750		μs μs μs μs	500-600 Hz 600 - 1000 Hz 1000 - 2600 Hz 2600 - 2800 Hz
9	Power Supply Rejection f=1020 Hz f=0.3 to 3 kHz f=3 to 4 kHz f=4 to 50 kHz Electrical Characteristics are over recomme	PSSR PSSR1 PSSR2 PSSR3		37 40 35 40		dB dB dB dB	$\pm 100$ mV peak signal on V <sub>DD</sub> $\mu$ -law PSSR1-3 not production tested

† AC Electrical Characteristics are over recommended temperature range & recommended power supply voltages.

Typical figures are at 25 °C and are for design aid only: not guaranteed and not subject to production testing.
 \* Note: TxINC, refer to Control Register 1, address 00h.

# AC Characteristics<sup>†</sup> for D/A (Receive) Path - 0dBm0 = $1.421V_{rms}$ for $\mu$ -Law and $1.477V_{rms}$ for A-Law, at the Codec.

(V<sub>Ref</sub>=1.0 volts and V<sub>Bias</sub>=2.5 volts.)

	Characteristics	Sym	Min	Тур <sup>‡</sup>	Max	Units	Test Conditions
1	Analog output at the Codec full scale	A <sub>Lo3.17</sub> A <sub>Lo3.14</sub>		5.704 5.906		Vр-р Vр-р	μ-Law A-Law
2	Absolute half-channel gain. Din to HSPKR±	G <sub>AR1</sub> G <sub>AR2</sub> G <sub>AR3</sub> G <sub>AR4</sub>		0 -6 -6 -12		dB dB dB dB	DrGain=0, RxINC =1* DrGain=0, RxINC =0* DrGain=1, RxINC =1* DrGain=1, RxINC =0* @ 1020 Hz
	Tolerance at all other receive filter settings (-1 to -7dB)			±0.2		dB	
3	Gain tracking vs. input level CCITT G.714 Method 2	G <sub>TR</sub>	-0.3 -0.6 -1.6		0.3 0.6 1.6	dB dB dB	3 to -40 dBm0 -40 to -50 dBm0 -50 to -55 dBm0
4	Signal to total distortion vs. input level. CCITT G.714 Method 2	G <sub>QR</sub>	35 29 24			dB dB dB	0 to -30 dBm0 -40 dBm0 -45 dBm0
5	Receive Idle Channel Noise	N <sub>CR</sub> N <sub>PR</sub>		13 -78.5	15.5 -77	dBrnC0 dBm0p	μ-Law A-Law
6	Gain relative to gain at 1020Hz 200Hz 300 - 3000 Hz 3000 - 3400 Hz 4000 Hz >4600 Hz	G <sub>RR</sub>	-0.25 -0.90		0.25 0.25 0.25 -12.5 -25	dB dB dB dB dB	
7	Absolute Delay	D <sub>AR</sub>		240		μs	at frequency of min. delay
8	Group Delay relative to D <sub>AR</sub>	D <sub>DR</sub>		750 380 130 750		μs μs μs μs	500-600 Hz 600 - 1000 Hz 1000 - 2600 Hz 2600 - 2800 Hz
9	Crosstalk D/A to A/D A/D to D/A	CT <sub>RT</sub> CT <sub>TR</sub>			-74 -80	dB dB	G.714.16 CCITT

AC Electrical Characteristics are over recommended temperature range & recommended power supply voltages.
 Typical figures are at 25 °C and are for design aid only: not guaranteed and not subject to production testing.
 \* Note: RxINC, refer to Control Register 1, address 00h.

# AC Electrical Characteristics<sup>†</sup> for Side-tone Path

	Characteristics	Sym	Min	Тур‡	Max	Units	Test Conditions
1	Absolute path gain gain adjust = 0dB	G <sub>AS1</sub> G <sub>AS2</sub>		-16.63 -10.63		dB dB	RxINC = 0* RxINC = 1* M± inputs to HSPKR± outputs 1000 Hz at STG2=1

† AC Electrical Characteristics are over recommended temperature range & recommended power supply voltages.

Typical figures are at 25 °C and are for design aid only: not guaranteed and not subject to production testing.
 \* Note: RxINC, refer to Control Register 1, address 00h.

# **Electrical Characteristics<sup>†</sup> for Analog Outputs**

	Characteristics	Sym	Min	Тур <sup>‡</sup>	Max	Units	Test Conditions
1	Earplece load impedance	E <sub>ZL</sub>	260	300		ohms	across HSPKR±
2	Allowable earpiece capacitive load	E <sub>CL</sub>		300		pF	each pin: HSPKR+, HSPKR-
3	Earpiece harmonic distortion	E <sub>D</sub>			0.5	%	300 ohms load across HSPKR± (tol-15%), VO≤693mV <sub>RMS</sub> , RxINC=1*, Rx gain=0dB

† Electrical Characteristics are over recommended temperature range & recommended power supply voltages.
 ‡ Typical figures are at 25 °C and are for design aid only: not guaranteed and not subject to production testing.
 \* Note: RxINC, refer to Control Register 1, address 00h.

# **Electrical Characteristics<sup>†</sup> for Analog Inputs**

	Characteristics	Sym	Min	Тур <sup>‡</sup>	Max	Units	Test Conditions
1	Input voltage without overloading Codec						
	across M+/M-	V <sub>IOLH</sub>		2.90 1.03		Vр-р Vр-р	TxINC = 0, $A/\mu = 0^*$ TxINC = 1, $A/\mu = 1^*$
							Tx filter gain=0dB setting
2	Input Impedance	ZI	50			kΩ	M+/M- to V <sub>SS</sub>

† Electrical Characteristics are over recommended temperature range & recommended power supply voltages.

Typical figures are at 25 °C and are for design aid only: not guaranteed and not subject to production testing.
 Note: TxINC, refer to Control Register 1, address 00h.

# AC Electrical Characteristics<sup>†</sup> - ST-BUS Timing (See Figure 11)

	Characteristics	Sym	Min	Тур‡	Max	Units	Test Conditions
1	C4i Clock Period	t <sub>C4P</sub>		244		ns	
2	C4i Clock High period	t <sub>C4H</sub>		122		ns	
3	C4i Clock Low period	t <sub>C4L</sub>		122		ns	
4	C4i Clock Transition Time	t <sub>T</sub>		20		ns	
5	F0i Frame Pulse Setup Time	t <sub>F0iS</sub>	50			ns	
6	F0i Frame Pulse Hold Time	t <sub>F0iH</sub>	50			ns	
7	DSTo Delay	t <sub>DSToD</sub>		100	125	ns	$C_L = 50 pF$ , 1k $\Omega$ load.*
8	DSTi Setup Time	t <sub>DSTiS</sub>	30			ns	
9	DSTi Hold Time	t <sub>DSTiH</sub>	30			ns	

† Timing is over recommended temperature range & recommended power supply voltages.
 ‡ Typical figures are at 25 °C and are for design aid only: not guaranteed and not subject to production testing.
 \* Note: All conditions → data-data, data-HiZ, HiZ-data.




Figure 11 - ST-BUS Timing Diagram

	Characteristics	Sym	Min	Typ‡	Max	Units	Test Conditions
1	BCL Clock Period	t <sub>BCL</sub>	244		1953	ns	BCL=4096 kHz to 512 kHz
2	BCL Pulse Width High	t <sub>BCLH</sub>		122		ns	BCL=4096 kHz
3	BCL Pulse Width Low	t <sub>BCLL</sub>		122		ns	BCL=4096 kHz
4	BCL Rise/Fall Time	t <sub>R</sub> /t <sub>F</sub>		20		ns	Note 1
5	Strobe Pulse Width	t <sub>ENW</sub>		8 x t <sub>BCL</sub>		ns	Note 1
6	Strobe setup time before BCL falling	t <sub>SSS</sub>	80		t <sub>BCL</sub> -80	ns	
7	Strobe hold time after BCL falling	t <sub>SSH</sub>	80		t <sub>BCL</sub> -80	ns	
8	Dout High Impedance to Active Low from Strobe rising	t <sub>DOZL</sub>			90	ns	C <sub>L</sub> =150 pF, R <sub>L</sub> =1K
9	Dout High Impedance to Active High from Strobe rising	t <sub>DOZH</sub>			90	ns	C <sub>L</sub> =150 pF, R <sub>L</sub> =1K
10	Dout Active Low to High Impedance from Strobe falling	t <sub>DOLZ</sub>			90	ns	C <sub>L</sub> =150 pF, R <sub>L</sub> =1K
11	Dout Active High to High Impedance from Strobe falling	t <sub>DOHZ</sub>			90	ns	C <sub>L</sub> =150 pF, R <sub>L</sub> =1K
12	Dout Delay (high and low) from BCL rising	t <sub>DD</sub>			90	ns	C <sub>L</sub> =150 pF, R <sub>L</sub> =1K
13	Din Setup time before BCL falling	t <sub>DIS</sub>	50			ns	
14	Din Hold Time from BCL falling	t <sub>DIH</sub>	50			ns	

## AC Electrical Characteristics<sup>†</sup> - SSI BUS Synchronous Timing (see Figure 12)

† Timing is over recommended temperature range & recommended power supply voltages.
 ‡ Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.
 NOTE 1: Not production tested, guaranteed by design.




Figure 12 - SSI Synchronous Timing Diagram

	Characteristics	Sym	Min	Тур <sup>‡</sup>	Max	Units	Test Conditions
1	Bit Cell Period	T <sub>DATA</sub>		7812 3906		ns ns	BCL=128 kHz BCL=256 kHz
2	Frame Jitter	Тj			600	ns	
3	Bit 1 Dout Delay from STB going high	t <sub>dda1</sub>			T <sub>j</sub> +600	ns	C <sub>L</sub> =150 pF, R <sub>L</sub> =1K
4	Bit 2 Dout Delay from STB going high	t <sub>dda2</sub>	600+ T <sub>DATA</sub> -T <sub>j</sub>	600+ Т <sub>DATA</sub>	600 + T <sub>DATA</sub> +T <sub>j</sub>	ns	C <sub>L</sub> =150 pF, R <sub>L</sub> =1K
5	Bit n Dout Delay from STB going high	t <sub>ddan</sub>	600 + (n-1) x T <sub>DATA</sub> -T <sub>j</sub>	600 + (n-1) x T <sub>DATA</sub>	600 + (n-1) x T <sub>DATA</sub> +T <sub>j</sub>	ns	C <sub>L</sub> =150 pF, R <sub>L</sub> =1K n=3 to 8
6	Bit 1 Data Boundary	T <sub>DATA1</sub>	T <sub>DATA</sub> -T <sub>j</sub>		T <sub>DATA</sub> +T <sub>j</sub>	ns	
7	Din Bit n Data Setup time from STB rising	t <sub>SU</sub>	T <sub>DATA</sub> \2 +500ns-T <sub>j</sub> +(n-1) x T <sub>DATA</sub>			ns	n=1-8
8	Din Data Hold time from STB rising	t <sub>ho</sub>	T <sub>DATA</sub> \2 +500ns+T <sub>j</sub> +(n-1) x T <sub>DATA</sub>			ns	

## AC Electrical Characteristics<sup>†</sup> - SSI BUS Asynchronous Timing (note 1) (see Figure 13)

† Timing is over recommended temperature range & recommended power supply voltages.

‡ Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.

NOTE 1: Not production tested, guaranteed by design.




Figure 13 - SSI Asynchronous Timing Diagram

	Characteristics	Sym	Min	Тур‡	Max	Units	Test Conditions
1	Input data setup	t <sub>IDS</sub>	100			ns	
2	Input data hold	t <sub>IDH</sub>	30			ns	
3	Output data delay	t <sub>ODD</sub>			100	ns	$C_{L} = 150 \text{pF}, R_{L} = 1 \text{K}^{*}$
4	Serial clock period	t <sub>CYC</sub>	500	1000		ns	
5	SCLK pulse width high	t <sub>CH</sub>	250	500		ns	
6	SCLK pulse width low	t <sub>CL</sub>	250	500		ns	
7	CS setup-Intel	t <sub>CSSI</sub>	200			ns	
8	CS setup-Motorola	t <sub>CSSM</sub>	100			ns	
9	CS hold	t <sub>CSH</sub>	100			ns	
10	$\overline{\text{CS}}$ to output high impedance	t <sub>OHZ</sub>			100	ns	C <sub>L</sub> = 150pF, R <sub>L</sub> = 1K

## AC Electrical Characteristics<sup>†</sup> - Microport Timing (see Figure 14)

† Timing is over recommended temperature range & recommended power supply voltages.

<sup>+</sup> Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing. <sup>\*</sup> Note: All conditions → data-data, data-HiZ, HiZ-data.




Figure 14 - Microport Timing